Difference between revisions of "Hardware: Hive Interface Board 1.0"
| Line 1: | Line 1: | ||
| − | Ver 1.0 of the Hive Interface Board. As suggested by the 1.0 designation, this should be the final release of this design. | + | Ver 1.0 of the Hive Interface Board. As suggested by the 1.0 designation, this is considered to be "done" and should be the final release of this design. |
==Features== | ==Features== | ||
| Line 6: | Line 6: | ||
*Added Chip Enable signal to SPI bus signals on H7. | *Added Chip Enable signal to SPI bus signals on H7. | ||
*Increase hole size for blue 12 VDC power connector from .038" to .042". | *Increase hole size for blue 12 VDC power connector from .038" to .042". | ||
| − | |||
| − | |||
Revision as of 02:52, 30 May 2018
Ver 1.0 of the Hive Interface Board. As suggested by the 1.0 designation, this is considered to be "done" and should be the final release of this design.
Features
- Add Real Time Clock (RTC) support so DS3231 will plug into header H2 without modification.
- Change 1-Wire connection to Pi's default 1-Wire GPIO by swapping GPIO pin for LED from pin 7 (default 1-wire) to pin 11.
- Added Chip Enable signal to SPI bus signals on H7.
- Increase hole size for blue 12 VDC power connector from .038" to .042".
